datasheet, circuit, data sheet: TI – SYNCHRONOUS 4-BIT COUNTERS,alldatasheet, datasheet, Datasheet search site for Electronic. These synchronous, presettable counters feature an inter- nal carry look-ahead for application in high-speed counting designs. The DM74LSA and. 74LS datasheet, 74LS pdf, 74LS data sheet, datasheet, data sheet, pdf, Fairchild Semiconductor, Synchronous 4-Bit Binary Counters.
|Published (Last):||11 October 2010|
|PDF File Size:||5.12 Mb|
|ePub File Size:||13.82 Mb|
|Price:||Free* [*Free Regsitration Required]|
Something wrong with the model?
Multisim and Ultiboard
I appreciate any insights. I am new to NI tools and new to the forums.
I am especially looking for information concerning the “old 70s design” you want to simulate. Can you provide me with the following information to help the troubleshooting?
Thanks for sharing these files over here! Message 10 of Message 1 of Message 4 of Message 7 of Unfortunately it did not solve my headache. But, when the second counter’s RCO carries over to the third counters ENT it stays high for a long period of time the duration of the QA and sets off the third counter to “race at clock speed” similar to the first counter. Message 8 of Do you have any information about the simulation tool you are comparing to?
74161 Datasheet PDF
Message 5 of Message 2 of I am asking because I found another post in this board that noted that the issue was resolved. For some reason i couldnt attach files with my message above, and i cannot post them separately either it appears The case is not solved – and I have now asked the moderator to remove the duplicate.
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Message 6 of Thanks in advance for your feedback! Please find attached the multisim model.
I am building a simulation of an old 70s design based on s and I have had a lot of trouble getting a set of counters to operate according to my expectations. Datqsheet connected to ENT as it appears to be done in the orignal schematics p21, B4 to E4 the third counter starts to race at clock speed when RCO set ENT high as can be seen in the attached simulation screen shot.
Fairchild Semiconductor – datasheet pdf
They should form a simple 16 bit binary counter that keeps incrementing until all of the output bits for E4 are all zeros and then it loads all the counters with preset value. Message 9 of In my search for understanding more I discovered a recent document that had identified an error in the multisim model related to the counter executing on falling edge of clock, should be rising edge.
In the schematics the rco is connected to ENT. I daatasheet to simulate the similar cascade in another simulation tool ddatasheet and fatasheet get the reverse and expeced results; that when RCO is connect to ENT, the carry is forwarded and no “racing” occurs.
Is the model that is being used in there shareable?
This is not the case when connecting to ENP. Question to the forum: Most Active Software Boards: Message 3 of